Patent & IP news archive

Altera Corporation
v. LSI Corporation et. al..

Complaint for Patent Infringement
Civil Action No. 3:11-cv-03139-EDL, the Hon. Elizabeth D. Laporte presiding.
Filed on June 24, 2011 in the U.S. District Court for the Northern District of California;

Defendants

Agere Systems
LSI

Patents in case

  • 5,834,849: “High density integrated circuit pad structures” by Lane and assigned to Altera Corporation. Prosecuted by Fish & Neave Jackson; Robert R. Treyz; G. Victor. Includes 7 claims (2 indep.). Was application 08/600,339. Filed 2/13/1996 & Granted 11/10/1998.
  • 6,798,302: “Analog implementation of spread spectrum frequency modulation in a programmable phase locked loop (PLL) system” by Starr et. al. and assigned to Altera Corporation. Prosecuted by Morrison & Foerster LLP. Includes 31 claims (6 indep.). Was application 10/138,461. Filed 5/3/2002 & Granted 9/28/2004.
  • 5,822,553: “Multiple parallel digital data stream channel controller architecture” by Gifford et. al. and assigned to Diamond Multimedia Systems, Inc.. Prosecuted by Fliesler Dubb Meyer & Lovejoy LLP. Includes 18 claims (5 indep.). Was application 08/614,729. Filed 3/13/1996 & Granted 10/13/1998.
  • 7,091,613: “Elongated bonding pad for wire bonding and sort probing” by Long et. al. and assigned to Altera Corporation. Prosecuted by Morgan, Lewis & Bockius LLP. Includes 10 claims (2 indep.). Was application 10/699,118. Filed 10/31/2003 & Granted 8/15/2006.
  • 5,784,649: “Multi-threaded FIFO pool buffer and bus transfer control system” by Begur et. al. and assigned to Diamond MultiMedia Systems, Inc.. Prosecuted by Fliesler, Dubb, Meyer & Lovejoy, LLP. Includes 12 claims (3 indep.). Was application 08/614,659. Filed 3/13/1996 & Granted 7/21/1998.
  • 6,118,177: “Heatspreader for a flip chip device, and method for connecting the heatspreader” by Lischner et. al. and assigned to Lucent Technologies, Inc.. Prosecuted by Duane Morris & Hecksher, LLP Koffs; Steven E.. Includes 19 claims (7 indep.). Was application 09/193,832. Filed 11/17/1998 & Granted 9/12/2000.
  • 6,564,361: “Method and apparatus for timing driven resynthesis” by Zolotykh et. al. and assigned to LSI Logic Corporation. Prosecuted by Mitchell, Silberberg & Knupp LLP. Includes 4 claims (2 indep.). Was application 09/677,475. Filed 10/2/2000 & Granted 5/13/2003.
  • 5,222,030: “Methodology for deriving executable low-level structural descriptions and valid physical implementations of circuits and systems.” by Dangelo et. al. and assigned to LSI Logic Corporation. Prosecuted by Linden; Gerald E. Rostoker; Michael D.. Includes 23 claims (5 indep.). Was application 07/507,201. Filed 4/6/1990 & Granted 6/22/1993.
  • 5,731,711: “Integrated circuit chip with adaptive input-output port” by Gabara and assigned to Lucent Technologies Inc.. Prosecuted by Rudnick; Robert E.. Includes 10 claims (1 indep.). Was application 08/672,494. Filed 6/26/1996 & Granted 3/24/1998.
  • 5,801,958: “Method and system for creating and validating low level description of electronic design from higher.” by Dangelo et. al. and assigned to LSI Logic Corporation. Prosecuted by Oppenheimer Wolff & Donnelly LLP. Includes 40 claims (5 indep.). Was application 08/707,918. Filed 9/10/1996 & Granted 9/1/1998.
  • 6,856,180: “Programmable loop bandwidth in phase locked loop (PLL) circuit” by Starr et. al. and assigned to Altera Corporation. Prosecuted by Morrison & Foerster LLP. Includes 46 claims (3 indep.). Was application 10/138,595. Filed 5/3/2002 & Granted 2/15/2005.
  • 5,752,032: “Adaptive device driver using controller hardware sub-element identifier” by Keller et. al. and assigned to Diamond Multimedia Systems, Inc.. Prosecuted by Fliesler Dubb Meyer & Lovejoy. Includes 10 claims (3 indep.). Was application 08/560,801. Filed 11/21/1995 & Granted 5/12/1998.
  • 6,157,215: “Method and apparatus for controlling impedance” by Gabara et. al. and assigned to Lucent Technologies, Inc.. Prosecuted by Dickstein Shapiro Morin & Oshinsky LLP. Includes 37 claims (5 indep.). Was application 09/106,284. Filed 6/29/1998 & Granted 12/5/2000.
  • 6,985,021: “Circuits and techniques for conditioning differential signals” by Zaliznyak et. al. and assigned to Altera Corporation. Prosecuted by Fish & Neave IP Group of Ropes & Gray LLP Van Court; Andrew. Includes 33 claims (3 indep.). Was application 10/652,521. Filed 8/29/2003 & Granted 1/10/2006.
  • 6,342,794: “Interface for low-voltage semiconductor devices” by Turner et. al. and assigned to Altera Corporation. Prosecuted by Townsend and Townsend and Crew LLP. Includes 35 claims (5 indep.). Was application 09/621,939. Filed 7/24/2000 & Granted 1/29/2002.
  • 6,859,064: “Techniques for reducing leakage current in on-chip impedance termination circuits” by Maangat and assigned to Altera Corporation. Prosecuted by Townsend and Townsend and Crew LLP Cahill; Steven J.. Includes 21 claims (3 indep.). Was application 10/645,788. Filed 8/20/2003 & Granted 2/22/2005.
  • 7,227,918: “Clock data recovery circuitry associated with programmable logic device circuitry” by Aung et. al. and assigned to Altera Corporation. Prosecuted by Fish & Neave IP Group Ropes & Gray LLP Jackson; Robert R. Chasan; Michael J.. Includes 138 claims (9 indep.). Was application 09/805,843. Filed 3/13/2001 & Granted 6/5/2007.
  • 6,640,333: “Architecture for a sea of platforms” by Hamlin and assigned to LSI Logic Corporation. Prosecuted by Suiter West PC LLO. Includes 6 claims (6 indep.). Was application 10/044,781. Filed 1/10/2002 & Granted 10/28/2003.
  • 5,526,277: “ECAD system for deriving executable low-level structural descriptions and valid physical implementations of circuits and.” by Dangelo et. al. and assigned to LSI Logic Corporation. Prosecuted by Poms, Smith, Lande & Rose. Includes 24 claims (6 indep.). Was application 08/355,105. Filed 12/13/1994 & Granted 6/11/1996.
  • 5,952,726: “Flip chip bump distribution on die” by Liang and assigned to LSI Logic Corporation.. Includes 41 claims (9 indep.). Was application 08/747,325. Filed 11/12/1996 & Granted 9/14/1999.
  • 6,028,467: “Differential output circuit” by Burrows et. al. and assigned to LSI Logic Corporation.. Includes 10 claims (4 indep.). Was application 08/965,128. Filed 11/6/1997 & Granted 2/22/2000.
  • 6,459,313: “IO power management: synchronously regulated output skew” by Godbee et. al. and assigned to LSI Logic Corporation. Prosecuted by Carstens, Yee & Cahoon LLP. Includes 20 claims (8 indep.). Was application 09/157,214. Filed 9/18/1998 & Granted 10/1/2002.
  • 6,313,683: “Method of providing clock signals to load circuits in an ASIC device” by Block et. al. and assigned to LSI Logic Corporation. Prosecuted by Westman Champlin & Kelly PA. Includes 21 claims (4 indep.). Was application 09/301,278. Filed 4/28/1999 & Granted 11/6/2001.

Attorney? Our daily litigation alerts are free, awesome, and include complaint PDFs.

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Sorry, no PDF for this patent!

Some content © 2007–2014 RPX Corporation.
Terms of service
Privacy policy
For DMCA requests contact help@priorsmart.com.